分享资料个
The AD9574 provides a multiple output clock generator function comprising a dedicated phase-locked loop （PLL） core optimized for Ethernet and gigabit Ethernet line card applications. The integer-N PLL design is based on the Analog Devices， Inc.， proven portfolio of high performance， low jitter frequency synthesizers to maximize network performance. The AD9574 also benefits other applications requiring low phase noise and jitter performance. Configuring the AD9574 for a particular application requires only the connection of external pull-up or pull-down resistors to the appropriate pin program reader pins （PPRx）。 These pins provide control of the internal dividers for establishing the desired frequency translations， clock output functionality， and input reference functionality. Connecting an external 19.44 MHz or 25 MHz oscillator to one or both of the REF0_P/REF0_N or REF1_P/REF1_N reference inputs results in a set of output frequencies prescribed by the PPRx pins. Connecting a stable clock source （8 kHz/10 MHz/19.44 MHz/25 MHz/38.88 MHz） to the monitor clock input enables the optional monitor circuit providing quality of service （QoS） status for REF0 or REF1. The PLL section consists of a low noise phase frequency detector （PFD）， a precision charge pump （CP）， a partially integrated loop filter （LF）， a low phase noise voltage controlled oscillator （VCO）， and feedback and output dividers. The divider values depend on the PPRx pins. The integrated loop filter requires only a single external capacitor connected to the LF pin. The AD9574 is packaged in a 48-lead 7 mm × 7 mm LFCSP， requiring only a single 3.3 V supply. The operating temperature range is −40°C to +85°C. Note that throughout this data sheet， OUT0 to OUT6， REF0， and REF1 refer to the respective channels， which consist of the differential pins， OUT0_P/OUT0_N to OUT6_P/OUT6_N， REF0_P/REF0_N， and REF1_P/REF1_N， respectively.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
全部0条评论
快来发表一下你的评论吧 !
